Skip to content
View alirezajaberirad's full-sized avatar
🙂
🙂
5 followers · 1 following

Block or report alirezajaberirad

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FPGA FPGA Public

    This repository includes all the lab projects and computer assignment of the FPGA-Based Embedded Design course - Fall 2021

    Verilog 3

  2. ARM ARM Public

    A Verilog implementation of the ARM968E-S processor supporting: Forwarding, SRAM, and Cache - Fall 2021

    Verilog

  3. Object-Oriented-Modeling-of-Electronic-Circuits Object-Oriented-Modeling-of-Electronic-Circuits Public

    This repository includes all the projects I have done for object-oriented modeling of electronic circuits course at the University of Tehran. In these projects, C++ is used along with SystemC and S…

    C++ 6 1

  4. hardcaml-netparse hardcaml-netparse Public

    Line-rate Ethernet/IPv4/UDP packet parser and filter in Hardcaml (OCaml). One source generates 32/64/128/256/512-bit datapath variants, verified against a reference model and implemented in Vivado.

    Verilog