Skip to content
View hnkhushi's full-sized avatar
1 follower · 1 following

Highlights

  • Pro

Block or report hnkhushi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. MNIST-BNN-Accelerator-FPGA MNIST-BNN-Accelerator-FPGA Public

    This project implements a Binary Neural Network (BNN) hardware accelerator on FPGA for classification of handwritten numbers based on MNIST Dataset

    Python

  2. RISC-V-RV32IM-Processor-Verilog RISC-V-RV32IM-Processor-Verilog Public

    RV32IM Processor based on RISC-V ISA written in Verilog. A hybrid processor which uses single cycle for the main RV32I data path and multi-cycle for the M extension including MUL/DIV operations.

    Verilog

  3. Asynchronous-FIFO-Verilog Asynchronous-FIFO-Verilog Public

    Design of Asynchronous FIFO for CDC system application.

    Verilog

  4. 16bit-ALU-Verilog-FPGA-PynqZ2 16bit-ALU-Verilog-FPGA-PynqZ2 Public

    16 bit 16 operation signed ALU implementation on FPGA using Verilog and output on 7 segment display

    Verilog