Skip to content
View spandanfoldt's full-sized avatar
14 followers · 8 following

Block or report spandanfoldt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. UART-controller-ASIC-flow UART-controller-ASIC-flow Public

    Complete RTL-to-GDSII implementation of a UART Controller using SystemVerilog, OpenLane 2, and the Sky130 open-source ASIC flow.

    SystemVerilog 1

  2. RV32I-CPU RV32I-CPU Public

    A custom 16-bit RISC processor implemented in Verilog, featuring a pipelined architecture, ALU, register file, control unit, instruction memory, and data memory. Supports a minimal but efficient in…

    SystemVerilog 1

  3. ESP32-OLED-Music-Display ESP32-OLED-Music-Display Public

    An ESP32-based embedded music display system that shows currently playing YouTube Music track information and lyrics on an OLED display.

    Python 1

  4. FPGA_based__MLP_accelerator FPGA_based__MLP_accelerator Public

    FPGA-based MLP inference accelerator in SystemVerilog — classifies MNIST handwritten digits using a 4-layer neural network with AXI4-Lite interface, fixed-point arithmetic, and sigmoid/ReLU activat…

    SystemVerilog 1

  5. AutoCAD-Electrical-Motor-Control-Panel AutoCAD-Electrical-Motor-Control-Panel Public

    Complete electrical control panel design created using AutoCAD Electrical with schematic and panel layout drawings.

    1