Skip to content

Import Aurora Mesa with M3 Air support and CI - #12

Merged
maralcbr merged 58 commits into
omacom:integration/aurorafrom
chriskearney:integration/m3-trueup-20261024
Oct 25, 2026
Merged

maralcbr merged 58 commits into
omacom:integration/aurorafrom
chriskearney:integration/m3-trueup-20261024

Conversation

@chriskearney

@chriskearney chriskearney commented Oct 25, 2026 •

Copy link
Copy Markdown

This source import brings pinned Aurora native Apple GPU work and Scott Jones’s M3 Air support into Omacom, preserving contributor history. It also adds hosted x86_64/aarch64 PR validation, a required aggregate check and attested ARM staging builds. Omacom is the source destination; personal-fork links below document provenance and CI trials.

Integration target: This draft now targets integration/aurora, established at the reviewed Aurora base 4911479bf988ce88ec0889ed0378352a0bb0fae2. Stock main remains intact. Newer Aurora WIP commits remain separate review work; this PR does not include every subsequent upstream change. No package is repinned by retargeting.

The current stock head 7cda7850edd103ace21aac37d416d2fdf7a282e1 is an ancestor of this source. The broad import includes the intervening Mesa base refresh and Aurora native GPU work; it is not a small set of new downstream M3 fixes. This is a source migration, not a small driver patch; keeping merge history preserves attribution.

The source was prepared and host-checked in SiliconForest Mesa #3. Historical provenance tags remain available in that public source repository. The optional --check-git inventory check requires fetching those exact manifest tags and compatibility refs; the normal CPU CI check does not require them. Personal-fork documentation is retained as source provenance and will need project-owned links/policy before shipping from Omacom.

Existing Omacom Mesa proposals remain separate review work. The import includes the NULL transform-feedback fix and selected placed-map protections while retaining independent imported mappings; it does not claim every proposal in #3–#11 is incorporated or superseded. The older M3 foundation proposal #7 needs reconciliation against this newer native integration.

The source fork was still pinned to its October 18 integration, missing later native AGX3 fixes and Scott Jones’s M3 Air path. This merges pinned Aurora WIP and Scott’s draft Air series while retaining downstream mapping ownership, geometry-heap bounds and kernel-contract checks.

  • Aurora aurora-wip: 4911479bf988ce88ec0889ed0378352a0bb0fae2.
  • Scott’s Aurora Mesa #71: 0163e7fa96f4c54f2fb72e6053b2aaa22446a44d, with original commits/authors preserved.
  • T8122 is enabled without a Mesa environment opt-in for its exact identity, supported firmware and Air runtime feature baseline. Kernel and package startup defaults remain separate. M4 device admission remains disabled.
  • Native profiles retain explicit kernel-contract checks. The first J516S boot showed that Omacom’s G15 backend still uses its separate Mesa-751 wire even at 7b969982306e1498a8cbe6e5da9bde743acd8fc5. The follow-up converts that exact G15S/G15C contract at the DRM boundary; canonical header equality alone does not qualify the backend. See the source and controls.
  • Preserve the fork’s policy and historical compatibility branches. Two exact public source tags are added; no private sources are included.

The integration caught GCC’s optimized nested-pNext compression rejection regression; untyped header/payload copies preserve the existing policy. Host fixtures now follow Air wide-barrier support and held M4 device admission. The image-store compiler fixture compares the image-write packet and independently checks its type bit, rather than requiring unrelated chip schedules to produce identical whole programs. A deliberate float-as-integer compiler mutation fails that check; no production compiler code was changed.

PR validation and staged builds

The CI replaces the standalone-fixtures-only workflow with a single ci / result gate. Every PR runs CPU fixtures, pinned kernel UAPI checks and CI-control regressions. Source or CI changes build both hosted architectures with matching shader tools, run all configured Meson tests and Vulkan validation probes, then verify staged ELF dependencies and file hashes. A narrow docs allowlist skips the builds; failures, cancellations and unexpected skips block the aggregate check. Merge queues use the same workflow.

PR jobs have a read-only token, no secrets or lab access, SHA-pinned actions and optional PR-scoped compiler caches. Clean integration pushes produce an ARM staging archive only after both builds and the gate pass; a separate job verifies and attests it. These assertion-enabled builds are not Arch packages or hardware/CTS qualification.

Personal-fork validation: CI trial #7, deliberate failure #8, docs-only #9, and a clean staging/attestation run. Both architectures passed 138 configured tests in the clean trial. A same-head cache rerun passed again: build/test took 92 seconds on ARM64 and 118 seconds on x86_64 (total jobs 2m46s and 3m23s). The x86 build covers the x86 Mesa userspace libraries used by games. The downloaded ARM archive’s provenance, exact source ref/commit, 68 file/symlink entries and eight ARM64 ELF payloads were independently verified. The failure control is BLOCKED; the docs control passes without pending build checks.

Maintainers must establish the integration branch, approve fork Actions if required, and require ci / result from GitHub Actions (app ID 15368), with review of the latest push. No CODEOWNERS or Omacom repository settings were changed. See CI rollout and trust boundaries.

Validation

Current production source: 97a65d845f39418aecc693dcaf9dcb14a05849f6. It adds the retained G15 wire converter after the initial integration’s ABI refusal. The earlier SILICONFOREST-VALIDATION.json records the preceding integration; the follow-up and current qualification scope are documented separately.

  • Built Asahi/Zink OpenGL, Honeykrisp Vulkan, GLX/EGL/GBM, matching shader tools including G15G programs, drm-shim and every registered Asahi test dependency on x86_64, GCC 16.2.1 / LLVM 22.1.8.
  • 92/92 Asahi suites pass, with the existing optional FMA oracle subtest skipped.
  • Seven Vulkan device/pipeline/placed-map/XFB cases pass: G13G, G15S, G15C, G17P and G15G with the obsolete variable unset, 0 and 1. Held M4 refusal also passes. Khronos validation reports zero errors; zero GPU submissions.
  • Five standalone CPU programs, 3,359 compression checks, 211 exact public source tags and six preserved compatibility profiles pass.
  • Earlier removed Air address-cap and wrong image-write data-type mutations compile and are caught; unchanged code and original receipts retained.
  • Positive/negative kernel ABI controls, Python/shell syntax and Git whitespace checks pass.

Hardware results and remaining qualification

Tested production source: 97a65d845f39418aecc693dcaf9dcb14a05849f6; the later qualification commit changes documentation and one comment only. The common ARM64 build passed 92/92 Asahi tests; both M1 package variants preserve all seven ELF payloads byte for byte and change only profile/runtime-owner metadata.

All three available Macs passed installed-Mesa reboot, compositor/display and independent GL ES/Vulkan pixel checks, with zero wrong-pixel loops and no GPU/DART faults observed during these runs. Matched 1920×1080 Quake medians, three runs each:

Machine FPS Kernel
J516S M3 Pro 184.7 existing 7.2.11-mixtape-77648eb77168-g15
J313 M1 Air 512.8 existing 7.2.11-lab182-205f5e8b20fc-normal
J293 13-inch M1 490.0 existing 7.2.11-lab182-205f5e8b20fc-normal

The M3’s fresh pre-upgrade baseline was 152.0 FPS on the same kernel. This is an observed roughly 21.5% improvement across the upgrade/reboot, not a sustained-performance or isolated-cause claim. The gap to M1 remains. The initial J293 57 FPS session also stayed slow with an isolated new Vulkan driver and recovered after reboot; do not attribute that to a ninefold Mesa improvement.

The first J516S attempt caught the retained G15 0x3e wire before VM creation. The follow-up translates both feature assignments and complete packet layouts; it does not bypass admission or change kernel bits. It then also passed readbacks and measured 185.8 FPS on the newer 7b969982306e one-shot kernel. The full normal lab job remains TESTS_FAILED, with OMT 0.1.13 flagging its single-driver-path detection and literal package-name checks against the old 7.1.12 reference. Other OMT GPU-reporting discrepancies remain recorded; this is not a full-lab PASS. No protection was bypassed or historical baseline rewritten.

The new Mesa is installed on all three; their original default kernels and protected boot files are preserved. Exact samples, build/package/library hashes, source evidence and limitations: hardware receipt. The source/overlap map is in this coordination note.

This remains a draft source candidate. Scott’s J613 report now covers source 97a65d845f3 built locally from the split-package recipe: native desktop without opt-in variables, texture/MSAA/compute readbacks, and a short 89.7 FPS median on his locally built vkQuake. These are his reported hardware results, not an independent lab run or a matched speedup claim. His test used the retained m3aircam kernel. The legacy mesa-m3 software-fallback hook remains a packaging migration issue to resolve before an Air release. J615, T8122 HAL200, full CTS and sustained stability remain unqualified. Kernel/package/installer defaults are separate work. The required CI/review branch settings and the normal maintainer release decision remain separate work.

Generated-by: LLM

chriskearney and others added 30 commits October 18, 2026 11:31
Preserve the nine Eryk follow-ups absent from the G15C fork, along with its four M3 Max commits. The shared ancestor already includes the current DJ agx3b stack.

Generated-by: LLM
vkCmdBeginTransformFeedbackEXT and vkCmdEndTransformFeedbackEXT take
pCounterBuffers as NULL or as an array of handles. With NULL, Begin starts
every transform feedback buffer at byte offset zero. End writes nothing.
The conformance test passes NULL with a count of 1 for this case. The driver
read the first element of the NULL array and crashed.

Skip the loop over the counter buffers when the array is NULL. Begin still
zeroes the four offsets, and End still copies nothing. A call with an array,
and an array with a null handle in it, behave as before.

(cherry picked from commit b87e745)
Generated-by: LLM
Assemble only the ordered-access and early depth-unbind protections whose code/data dependencies remain distinct from the renderpass store guard. Preserve DJ source and the original public source copyright notices.

Ordered-access algorithm provenance: Mike Blumenkrantz, upstream b448ad053f2ce190a5b6b2d27b30dcbf3d45ec7d, public PR8 6ff2d4a (matching stable patch ID). Depth-unbind algorithm provenance: Eryk Wieliczko, public PR7 53a3630. Regression fixture provenance: Ryan Murray, fd3072f.

This independently authored integration checkpoint retains their exact reviewed source changes rather than claiming new authorship of those algorithms. Original contributor commits are retained unchanged on the evidence branch and in the source bundle; the delivered topic is linear for root review, without merging any public branch.

Signed-off-by: Ryan Murray <ryan@aurorasilicon.org>

Assisted-by: LLM
(cherry picked from commit 53a09d6)
Generated-by: LLM
An index read followed by a transfer read can restore unordered_read
while unordered_write remains true. Recorded ordered reads in the same
batch must prevent a destination write from entering reordered_cmdbuf.

Retain the public PR8 history tracking and combined barrier masks, PR7
depth protections, lifecycle resets and latest DJ storeOp guard unchanged.
Reviewer1802 actual-source sequence supplies the regression control.

Signed-off-by: Ryan Murray <ryan@aurorasilicon.org>
Assisted-by: LLM
(cherry picked from commit 02c37f3)
Generated-by: LLM
Adapt the range, result-address, shared-backend and cache-lifetime checks from Joshua Warren commits f91b6f4 and ddfb4cf. Preserve the newer independent mapping implementation instead of replacing it with an older BO-wide mapping.

Co-authored-by: Joshua Warren <816217+joshuaswarren@users.noreply.github.com>
Generated-by: LLM
… tail

The production payload is 136 bytes, matching the experimental kernel header. Keep the 64/72/80-byte SCS and prior-barrier offsets asserted and add 88/128-byte assertions for the appended state.

Generated-by: LLM
The RT test read len in the same argument list as the encoder changed it, which is unsequenced in C and failed under GCC. Read the length through a pointer inside the expectation after encoding; preserve all 611 checks and pinned bytes. Forward mmap addresses through drm-shim so MAP_FIXED tests exercise the requested address rather than trying to map address zero. Include Meson test dependencies when selecting host build targets.

Generated-by: LLM
GCC 16.1.1 on AArch64 at -O3 miscompiled a format-list chain followed by external-memory image creation. Copy the typed payload as well as the chain header, keeping external/shared images uncompressed.

Validation: existing policy suite, 3035 checks each, passes GCC -O0/-O2/-O3 on AArch64 16.1.1 and x86_64 16.2.1. No GPU or firmware qualification is claimed.

Generated-by: LLM
…ts only

The comparison clamps the border depth to [0, 1] for a fixed-point depth
format and uses it unclamped for a floating-point one. Commit
"asahi: clamp the border depth of a comparing sampler" clamped it for
Z32F too. That is against the spec and no longer changes any result:
the border_clamp depth_compare_mode iterations it targeted pass without
it on J514S.

Keep the clamp for fixed-point depth only. Z24 is still clamped by
fixup_border_zs() before its promotion to Z32F.

Signed-off-by: Eryk Wieliczko <eryk@wieliczko.ninja>
(cherry picked from commit d593cfb)
Import Eryk’s current fixed-point border-depth correction
Adapt official Mesa MR44931 into the current device-owned initialization
callback. Keep allocation/map failure handling, one-time initialization and
shader-stage warm-up intact. The default stays 128 MiB; applications can
select 16..1024 MiB with hk_geometry_heap_size_mb. No game override or new
hardware/performance qualification is implied by this source change.

Source: https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/44931
Upstream-commit: a2a5472089a029c067a2e3e35adc420643603065
Generated-by: LLM
Exercise actual initialization for all range boundaries and the default/override sizes, plus BO and map failure cleanup under ASan/UBSan. Keep this host-only regression in the existing public CPU workflow.

Generated-by: LLM
Pin the public upstream import, actual checked source tree, fresh driver build and all 36 Asahi test results. Document the retained 128 MiB default, explicit application override and absence of hardware qualification.

Generated-by: LLM
…ironment

Only promote an ARM staging archive after both architectures and the required gate pass. Preserve symlinks and modes, pin the linter source, make caches optional and PR-only, and install split Wayland/libclc development/runtime dependencies explicitly.

Generated-by: LLM
Refuse a staging manifest if essential suites disappear or are skipped, and exercise those failure cases.

Generated-by: LLM
Meson default builds omit build_by_default:false test dependencies. Build all registered test dependencies explicitly before running the full suite, preserve useful PR compiler caches after test failures, verify a prebuilt linter instead of compiling it, and sparsely check out control scripts. Cover both signed and unsigned float-to-int64 paths.

Generated-by: LLM
@chriskearney chriskearney changed the title Import Aurora Apple Silicon Mesa and enable supported M3 Air GPUs Import Aurora Mesa with M3 Air support and CI Oct 25, 2026
Drop the redundant x86_64 driver build. Keep every ARM64 test, the required aggregate gate and attested staging path.

Generated-by: LLM
Keep x86_64 and native ARM64 driver builds. x86 Mesa libraries are relevant to game userspace, so both targets retain full compiler/test coverage.

Generated-by: LLM
@chriskearney

Copy link
Copy Markdown
Author

Joshua's agent — rechecked corrected adaptation 5e45716701b64a4b627e7e60df5b781c65c87f42. The fdiv-only late pass is present after int64 lowering, resolving the missing-late-division source finding on the earlier 263106b9 candidate.

The separate source trial passed all 138 configured tests on native ARM64 and x86_64. Full signed/unsigned float-to-int64 and perspective-offset interpolation pipelines compiled under Vulkan validation on G13G, G15S, G15C, G17P and G15G. A same-head cache rerun passed again.

These were CPU/compiler and drm-shim checks, with zero GPU submissions. They do not establish runtime shader correctness or CTS results. The corrected adaptation remains separate from this PR's source head; the changes added here today are CI only.

@chriskearney

Copy link
Copy Markdown
Author

The corrected late-division pass at 5e45716701b64a4b627e7e60df5b781c65c87f42 passed the independent compiler/CI checks already recorded above. A separate review of the numerical harness found three issues in tests/ulp_bound.py:92:

  • The reference is converted to float64 before np.spacing, so this measures binary64 ULPs. One binary32 step above 1.0 is reported as 536,870,912 ULPs.
  • Spacing is negative for negative references. A result of -2.0 against an expected -1.0 produces a negative distance and escapes dist > 2.5.
  • NaN against a finite reference also escapes that comparison. A two-row control containing the wrong negative result and the unexpected NaN reports zero failures.

The extraction also references tests/precise_math.comp, absent from its tree; the compute runner is external to that extraction too. These prevent using this harness unchanged as numerical qualification. They are test defects, not evidence of a GPU arithmetic failure, and do not invalidate the CPU/shim results.

Prepared a test-only repair: positive binary32 ULPs computed without overflowing at FLT_MAX, explicit non-finite-result rejection, seven passing CPU controls, and unchanged public shader/runner fixtures from Joshua’s f144c7949b7d. The shader compiles and passes SPIR-V validation. No production driver source, PR #12 head or package pin was changed. Numerical GPU results remain pending.

Generated-by: LLM

@chriskearney

Copy link
Copy Markdown
Author

Bounded real-GPU follow-up for corrected source 5e45716701b64a4b627e7e60df5b781c65c87f42, using the repaired checker above. The native split-package build passed 104/104 Meson suites. The same candidate Vulkan library was loaded from an isolated directory on each Mac, without installing it or rebooting.

Each run checks 328,192 input pairs for division and reciprocal: 262,144 seeded/special inputs plus 66,048 normal-boundary inputs. Both installed control (97a65d845f3) and candidate use the same repaired checker.

Machine Installed: division over 2.5 ULP Installed: special-value mismatches Candidate: either failure count
J293 M1 915 29 0
J313 M1 Air 915 29 0
J516S M3 Pro 957 13 0

Candidate division and reciprocal match the reference bitwise across this input set on all three; the installed reciprocal also stays within the bound. No kernel messages appeared during these short runs. Package inventories and boot IDs were unchanged, and the installed driver was retained. Temporary M1/M1 Air test leases were released.

Exact source, package/library hashes, harness provenance and per-machine results. This is default-path division/reciprocal coverage, not full CTS, exhaustive math, other float-control modes, sin/cos/log numerical checks, desktop qualification or a performance claim. M3 Air/Max and Neo were not available for this test. The corrected adaptation remains a separate review candidate; this comment changes neither #12’s source head nor the package pin.

Generated-by: LLM

@chriskearney

Copy link
Copy Markdown
Author

Checked the test-only follow-up 9821305667e175e45b10748b89d66ff0293ca407, whose parent is the driver source tested above. It fixes the original sign/precision bug and adds the missing shader. Two checker edge cases remain:

  • ulp_distance(NaN, float32(1.0)) returns NaN; NaN > 2.5 is false, so an invalid result passes.
  • ulp_distance(0.0, FLT_MAX) returns zero because abs(np.spacing(float32(FLT_MAX))) is infinity. A grossly wrong result therefore passes at that reference.

Both reproduced directly from the new public function without a GPU. The earlier test-only repair already rejects non-finite results explicitly and derives the positive binary32 ULP exponent in binary64 without overflowing at FLT_MAX. Its seven CPU controls include these cases. The actual-GPU table above used that repaired checker, so these remaining defects in the other script do not change the recorded results. No production compiler change is needed for this follow-up.

Generated-by: LLM

@chriskearney

Copy link
Copy Markdown
Author

The correctness-only candidate is slower in the matched M1 Quake comparison. This tests source 5e45716701b64a4b627e7e60df5b781c65c87f42 against installed 97a65d845f3; 9821305667 changes tests only. It does not test the larger #6 CDM/barrier/scheduling/performance series.

Same boot/kernel on each machine, stock vkQuake executable 3661f258…9483, demo1, screenshot-confirmed 1920×1080, identical assets and live settings. One unmeasured warmup per driver, then installed/candidate/candidate/installed/installed/candidate order, with three measured samples each. Actual loaded library hashes were checked for every run.

Machine Installed FPS samples Candidate FPS samples Median change
J293 M1 482.3, 478.5, 478.1 444.3, 445.6, 437.8 478.5 → 444.3, −7.1%
J313 M1 Air 517.4, 500.6, 512.3 437.8, 425.6, 446.4 512.3 → 437.8, −14.5%

No GPU fault was observed during these runs. Neither machine rebooted or had its installed driver replaced; package inventories were unchanged and both leases are released.

Exact samples, sources, driver/executable/asset hashes and settings. This is a comparison of the built artifacts, not a commit bisect: the candidate’s bootstrap shader tools used LLVM23 while the earlier package used LLVM22. We have not isolated the source change or build difference responsible, and this short timedemo does not establish broad or sustained game performance. The candidate’s numerical division/reciprocal improvement remains valid; it should not be described as an M1 FPS gain. These results warrant investigation before promoting this candidate into the shipping package. #12’s source head and the package pin remain unchanged.

Generated-by: LLM

@chriskearney
chriskearney changed the base branch from main to integration/aurora October 25, 2026 05:34
@maralcbr maralcbr closed this Oct 25, 2026
@maralcbr maralcbr reopened this Oct 25, 2026
@chriskearney
chriskearney marked this pull request as ready for review October 25, 2026 05:47
@greptile-apps

greptile-apps Bot commented Oct 25, 2026 •

Copy link
Copy Markdown

RetriggerView in GreptileConfidence Score: 4/5

[High impact] The PR changes Mesa’s Apple GPU driver behavior across several device families and adds repository-wide build gates.

Fix the Intel shim build failure before merging.

Findings

  1. P1 Intel shim cannot build ▶

Summary

Adds native M3 Air support, retained G15 packet conversion, placed-map protections, configurable geometry heaps and hosted validation for both CPU architectures.

  • Mesa recognizes the M3 Air’s GPU and prepares its own address layout.
  • G15S and G15C commands use their retained kernel format.
  • Placed Vulkan memory stays within its reserved address and mapping rules.
  • Vulkan geometry and tessellation can use a bounded heap size setting.
  • Compiler checks focus on the image-write packet and preserve compression filters.
  • PRs get one gate for CPU checks and two-architecture Mesa builds.
  • Source and qualification records explain what this Mesa import includes.

Acknowledged scope, not additional findings:

  • chriskearney explicitly retains personal-fork policy and links as provenance pending project-owned shipping policy.
  • chriskearney explicitly defers full CTS, sustained stability, J615 and T8122 HAL200 qualification.
  • chriskearney explicitly keeps package migration, release approval and required branch settings as separate work.

Diagram

%%{init: {'theme': 'neutral'}}%%
flowchart TD
  A[PR or integration event] --> B[Plan required builds]
  A --> C[CPU fixtures and kernel checks]
  B --> D[Build and test x86_64 and ARM64]
  C --> D
  B --> E[ci / result]
  C --> E
  D --> E
  E --> F{Integration push and all checks pass?}
  F -->|Yes| G[Verify and attest ARM archive]
Loading

Reviews (1) · Last reviewed commit: "ci: restore x86 Mesa coverage for game u..." · Reviewed by Greptile

Comment thread src/drm-shim/drm_shim.h
@greptile-apps

greptile-apps Bot commented Oct 25, 2026

Copy link
Copy Markdown

Comments Outside Diff

These findings could not be posted inline.

  • P2 Copilot instructions disappear .github/copilot-instructions.md:1 ▶

    The new .github/copilot-instructions.md symlink points to AGENTS.md relative to .github, so it targets the missing .github/AGENTS.md rather than the policy at the repository root. Copilot loses its instruction file. Change the symlink target to ../AGENTS.md.

@maralcbr maralcbr left a comment

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Approving 441699c for integration/aurora. Fresh CI against the new base passed: https://github.com/omacom/mesa/actions/runs/40166601500 (441699c merged into 4911479).

The driver delta is approved. The G15 wire converter checks extents and output capacity and frees its storage on every path, the geometry heap clamps before the multiply, the pNext copies keep the existing policy, and M4 is still refused. The driver code is identical to the hardware-tested 97a65d8; the only source change since then is a comment in agx_chip.c. I also reviewed the CI: read-only PR tokens, full-SHA pins, and OIDC only in the push job.

I'll open a follow-up for the repo identity files right after merge:

  • AGENTS.md says this is iconidentify's personal fork. It will become an Omacom policy, with CLAUDE.md, GEMINI.md and Copilot linking to it.
  • .github/copilot-instructions.md links to .github/AGENTS.md, which doesn't exist.
  • .github/aurora/ is orphaned now that its workflow is gone.
  • README.md and MAINTAINING.md describe siliconforest/next. They'll be rewritten for omacom/mesa, with the SILICONFOREST-* evidence files kept as provenance.

Branch protection for integration/aurora is still waiting on an admin.

@maralcbr
maralcbr merged commit b2048db into omacom:integration/aurora Oct 25, 2026
13 checks passed
maralcbr added a commit that referenced this pull request Oct 25, 2026
Scott tested 97a65d8, whose driver code is what #12 merged, so the M3 Air
row is not citing results from an older address layout.
@maralcbr

Copy link
Copy Markdown
Member

Greptile's outside-diff P2 (the .github/copilot-instructions.md symlink resolving to the missing .github/AGENTS.md) is fixed in #13: it now points to ../AGENTS.md.

maralcbr added a commit to chriskearney/omarchy-pkgs that referenced this pull request Oct 25, 2026
Pin 147a62f, integration/aurora after omacom/mesa#12 and omacom#13. Its driver
code matches the hardware-tested 97a65d8; omacom#13 changed only docs and the Intel
noop shim, which this package doesn't build. Use a new mesa-omacom cache name
for the new origin.
@scottjones

Copy link
Copy Markdown

We ran Marcelo's hardware list for the M3 Air path on a J613 (13" M3 Air, encrypted install), against the system mesa-aurora and vulkan-aurora built from omacom/mesa 97a65d8, the source this PR imported. omacom/omarchy-pkgs#1591 will ship 7c86130, which is that plus #15.

Setup:

Check Result
eglinfo / vulkaninfo Apple M3 (G15G C0): GL 4.6, ES 3.2; Vulkan 1.4
Gallium draw pass, 35,008 frames in 3 s, pixels exact
Texture sampling nearest: all 4096 pixels exact; linear: midpoint 131 (expected about 128)
4x MSAA + resolve pass, inside and outside exact, 45 partly covered edge pixels
Vulkan compute sampling a texture pass, 7,835 runs, 0 wrong
compute-check pass, 3,569 runs, 0 wrong
gpu-heat (zink) pass, 10,296 frames in 3 s
Kernel log no GPU fault, timeout or crash

Not covered: tessellation and geometry, queries, sparse and indirect paths, CTS, Hyprland on this Mesa, the 15" J615, and clocks above the default cap (618 MHz). This was the package build, so assertions were off. We haven't done the debug-build screen Marcelo asked for.

ryanrhughes pushed a commit to omacom/omarchy-pkgs that referenced this pull request Oct 26, 2026
* mesa-aurora: pin the tested SiliconForest integration temporarily

Keep the existing mesa-aurora/vulkan-aurora split and LLVM-free runtime build. Use the exact three-Mac tested source, remove the sampler-bias test patch already present in that tree, and isolate the new Git source cache from the existing Aurora clone.

The source has boot/readback and matched Quake evidence on J293, J313 and J516S. The package build is being qualified separately; revised-layout M3 Air and full CTS qualification remain pending.

Generated-by: LLM

* mesa-aurora: build from omacom/mesa integration/aurora

Pin 147a62f, integration/aurora after omacom/mesa#12 and #13. Its driver
code matches the hardware-tested 97a65d8; #13 changed only docs and the Intel
noop shim, which this package doesn't build. Use a new mesa-omacom cache name
for the new origin.

* mesa-aurora: pin RC source with monotonic snapshot versions

---------

Co-authored-by: Marcelo Alcantara <maralc@gmail.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

6 participants